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Abstract- When a single-switch open-circuit fault occurs in the 
series resonant dual-active bridge (SRDAB) converter, the output 
DC voltage will drop by a half or rise by twice. To maintain 
continuous power supply, a fault tolerant control method based 
on the voltage single-loop control is proposed in this paper, where 
the rectifier-side output square voltage is regulated. Nevertheless, 
it may excite the resonance between the resonant inductors and 
DC capacitors, leading to severe low-frequency oscillations, 
(appearing as the envelope of the high-frequency current). This 
may trigger the over-current protection and the SRDAB fails to 
ride through the fault. To address this issue, low-frequency 
equivalent models are proposed first for the bidirectional power-
flow of the SRDAB, enabling frequency-domain analysis of the 
single-loop voltage control. The analysis reveals that the 
oscillation depends on the duty-cycle and control parameters, 
and it is more likely to occur when the converter operates in the 
boost mode. However, it is not possible to suppress the 
oscillations by the voltage single-loop control. Thus, a dual-loop 
fault tolerant control method is developed. The proposed control 
strategy includes an outer-loop voltage control, an inner-loop 
current envelope control and a non-linear correction unit. 
Experimental tests on a 1-kW SRDAB are performed, which 
validate the effectiveness of the proposal in terms of oscillation 
suppression. 
Index Terms- Series resonant converter, Dual-active-bridge 
(DAB) converter, Fault tolerant control, Oscillation suppression, 
DC distribution systems. 
 
I.  INTRODUCTION 
 
High-performance DC/DC converters are needed to 
enhance the integration and exploitation of DC distribution 
systems with increasing renewable sources [1]-[9]. Among 
various DC/DC topologies, the SRDAB converter is 
promising as an isolated interface in DC distribution systems, 
as exemplified in Fig. 1. The main advantages of the SRDAB 
include zero current soft-switching (ZCS) possibility, simple 
control and bi-directional power flow [7]-[14]. By generating 
open-loop square waveforms for the H-bridges, the SRDAB 
operates in the series resonant mode, obtaining a tight 
coupling between its input and output [7]-[9].  
On the other hand, the reliability of power converters is 
important to guarantee stable operation. Attempts of reliability 
analysis, fault diagnosis and fault tolerant control have been 
accordingly made on the SRDAB [16]-[22]. According to 
[16], 34% of the total converter failures are related to 
semiconductors. The power device failures can be further 
categorized into short-circuit faults and open-circuit faults. 
The short-circuit faults are usually difficult to handle and 
detect [17], as the fault occurs relatively fast. Thus, the short-
circuit fault is typically “protected” through overcurrent 
devices that shut down the equipment immediately. In 
contrast, an open-circuit fault may be due to bond wire lift-off 
or cracks, e.g., thermal cycling effects, gate driver faults, etc 
[16]-[19]. Although the open-circuit fault does not always 
immediately trigger protections, the performance of converters 
will inevitably be deteriorated, possibly leading to permanent 
failures [17]-[19]. Therefore, fault tolerant control for open-
circuit faults should be equipped with the power converters 
[19]-[21]. Most of the solutions are realized by adding 
auxiliary switches, redundant circuits, and special control 
algorithms [19], [20]. The latter one is more cost-effective, as 
it does not require additional hardware. 
 In the SRDAB, due to the open-loop control, when a 
single-switch open-circuit fault happens, the output DC 
voltage will drop by a half [11]. Although several closed-loop 
control methods for the SRDAB were developed [13]-[15], in 
most cases, the SRDAB is open-loop-controlled [2], [7]-[12]. 
It thus calls for advanced fault-tolerant control strategies to 
ensure stable operation in the DC distribution systems. 
Nevertheless, fault tolerant control methods for the SRDAB 
have been rarely discussed in the literature. For instance, in 
[10], a fault-tolerant control was proposed for a unidirectional 
series resonant DC/DC converter, where the rectifier-side is 
reconfigured to a voltage-doubler rectifier in the case of an 
open-circuit fault. This strategy was further extended to the 
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SRDAB in [11] and [12] to achieve bidirectional fault tolerant 
capabilities. Although it can effectively improve the fault 
tolerant capability of the SRDAB, four bidirectional switches 
and split capacitors at both DC buses are required, increasing 
the overall cost and complexity. Moreover, in terms of 
implementation in [12], the overall cost and performance will 
be compromised. In addition, a surge current may appear 
during the transient [12]. This may trigger the over-current 
protection and result in fault tolerant failures [11], [12]. To 
tackle these, a hybrid fault tolerant method was proposed in 
[23] without hardware modifications. In this case, the duty-
cycle of the rectifier was regulated through a voltage single-
loop control. However, the duty-cycle regulation may excite 
the resonance between the resonant inductors and DC-bus 
capacitors, and then, un-damped low-frequency oscillations 
will appear as the envelope of the high-frequency current. This 
may subsequently trigger the over-current protection.  
Moreover, the state-of-art fault tolerant methods for the 
SRDAB were merely concentrated on one stand-alone 
converter. Considering the operating conditions of the 
SRDAB in DC distribution systems, the fault tolerant cases 
are more complicated. For instance, instead of having a 
voltage drop by half, the DC voltage may rise by twice after 
an one-switch open-circuit fault for the SRDAB in DC 
distribution systems. This may trigger the over-voltage 
protection eventually. Therefore, it is essential to improve the 
fault tolerant control in practice. 
In light of the above, an improved fault-tolerant method for 
the SRDAB in DC distribution systems is proposed in this 
paper, where the oscillation mechanism and its suppression 
method are addressed. The rest of this paper is organized as 
follows. Section II introduces the voltage single-loop fault 
tolerant control method for the SRDAB. In Section III, 
dynamic equivalent models are proposed for the fault tolerant 
SRDAB under the duty-cycle regulation for bidirectional 
power-flow operation. Subsequently, the frequency response 
of the system under the voltage single-loop control during 
fault tolerant operation is analyzed in Section IV. To tackle the 
issues, a dual-loop control method, consisting of an outer 
voltage loop, an inner current envelope loop, and a non-linear 
correction unit, is proposed in Section V. The stability analysis 
of the proposed method under parameter uncertainties is 
demonstrated in Section VI. In Section VII, simulation and 
experimental results are provided to validate the effectiveness 
of the proposed method before concluding the paper.  
 
II. VOLTAGE SINGLE-LOOP FAULT TOLERANT METHOD 
 
As exemplified in Fig. 1, an isolated DC/DC converter is 
adopted to interface DC bus 1 with bus 2. This realizes 
galvanic isolation and power balance between DC buses, 
where several distributed loads, sources and energy storage 
elements are interfaced. The SRDAB is one of the most 
commonly-used isolated converters in such applications, and 
according to Fig. 1(b), the resonant frequency fr can be 
calculated as 
r
r r
1
2π
f
L C
=  (1) 
where Lr = Lr1 + Lr2 and Cr = Cr1Cr2 / (Cr1 + Cr2) with Lr1, Lr2 
being the resonant inductors and Cr1, Cr2 being the resonant 
capacitors. The transformer turns-ratio N1:N2 is 1:1. 
Generally, the SRDAB is controlled with an open-loop 
system. By generating square waveforms at a switching 
frequency fs = fr for both H-bridges, the converter will operate 
in the series resonant mode and all power devices commutate 
at the intervals of zero currents [10], as shown in Fig. 2. In this 
mode, the SRDAB will tightly couple its input and output 
voltages with minimum control complexity, and behaves as a 
“DC transformer” [7]. Ignoring the converter losses, the 
voltages of both DC buses are identical in steady state. In the 
distribution system shown in Fig. 1, the voltage of DC bus 1 
can be individually controlled by the active-front-end (AFE) 
converter; or it can be regulated by all DC sources on DC 
bus 1 through droop control. In contrast, the voltage of DC 
bus 2 is individually maintained by the SRDAB. In this case, 
the distributed DC sources on DC bus 2 are current-controlled 
(e.g., PV converters working in the maximum power point 
tracking mode), and the DC loads are directly supplied by the 
SRDAB and the distributed DC energy sources on DC bus 2. 
The simplified model of this DC distribution system is shown 
in Fig. 2. If the power generated by the energy sources is 
lower than the load demand on DC bus 2, the insufficient 
 
Fig. 2. Operating waveforms of the series resonant DAB converter. 
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Fig. 1. DC distribution system with series resonant DAB (SRDAB) 
converters: (a) DC distribution system architecture and (b) circuit diagram  
of the SRDAB converter. 
 
Authorized licensed use limited to: Aalborg Universitetsbibliotek. Downloaded on March 02,2020 at 07:39:45 UTC from IEEE Xplore.  Restrictions apply. 
0885-8993 (c) 2019 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TPEL.2020.2975348, IEEE
Transactions on Power Electronics
IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. X, NO. X, MONTH, 2020 
power is automatically supplied by the SRDAB from DC 
bus 1 to keep the voltage on DC bus 2 consistent with DC 
bus 1. If the power generated by the energy sources is higher 
than the load demand on DC bus 2, the excessive power is 
delivered to DC bus 1 by the SRDAB. In this way, 
bidirectional power flow can be achieved. In this paper, the 
forward power flow direction is defined as the direction for 
power flowing from DC bus 1 to 2. Then, the SRDAB output 
voltage corresponds to the voltage of DC bus 2, denoted as Uo. 
Although the above control is simple, the fault tolerant 
capability of the SRDAB is relatively weak. Depending on the 
power flow direction and the location of the fault switch, the 
open-circuit faults of the SRDAB can be categorized into four 
conditions, which are shown in Fig. 3. As observed in 
Fig. 3(a) and (d), if an open-circuit fault happens in one switch 
of the rectifier, the rectified DC voltage will not vary 
significantly, as the freewheeling diodes can still work 
properly. On the other hand, if an open-circuit fault happens in 
the inverter, as shown in Fig. 3(b) and (c), the square output of 
the inverter H-bridge will fall to the half of its normal value. 
Consequently, for the fault case in Fig. 3(b), the voltage of DC 
bus 2 will drop by a half [23]. In contrast, it rises to twice of 
its nominal for the case in Fig. 3(c), because the current source 
Isrc will keep charging the capacitors on DC bus 2, until the 
amplitude of the square voltages of H-bridge 1 and 2 are 
consistent. Therefore, to address the open-circuit fault issue in 
the inverter H-bridge, a hybrid fault tolerant method is 
introduced in the following. 
The hybrid fault tolerant method is illustrated with the flow-
chart shown in Fig. 4. It first monitors the output DC voltage 
in real-time according to the current power flow direction. 
Initially, the SRDAB operates in the open-loop square-wave 
mode, where the output voltage of the rectifier H-bridge is a 
50%-symmetric square waveform and the duty-cycles of H-
bridges 1 and 2, denoted as d1 and d2, are equal to 1. If a 
voltage drop or voltage rise on DC bus 2 is detected, the duty-
cycle of the output square voltage of the rectifier H-bridge will 
be regulated by a proportional-integral (PI) controller. More 
specifically, if the power flows from DC bus 1 to bus 2, and a 
voltage drop is detected on DC bus 2, d2 is regulated. Once a 
voltage rise is detected on DC bus 2, d1 will be regulated. If an 
open-circuit fault is confirmed, the regulated duty-cycle d1 or 
d2 should be around 1/3 in steady state [23]. This is to ensure 
that the fundamental components generated by each H-bridge 
are identical. If the voltage drop is incurred by other 
conditions, d1 or d2 will be other values in steady state, e.g., 
still equal to one if the voltage variation is induced by short 
disturbances of loads. Therefore, depending on the output DC 
voltage Uo and duty-cycles d1 and d2, there are three possible 
fault tolerant operation conditions: 
1) If Uo restores to its nominal range and (1/3 − dth) < d < 
(1/3 + dth) in several consecutive samples, with dth being the 
threshold of the duty-cycle to categorize the fault conditions, it 
is assumed that an open-circuit fault occurs in the inverter H-
bridge. Then, the rectifier exits the duty-cycle regulation mode 
at the beginning of the next control period, and is reconfigured 
as a half-bridge (Stage III in Fig. 4). According to the 
symmetry of the SRDAB, the rectified DC voltage will still be 
approximately the same as the input DC voltage in steady 
state. Moreover, all power devices can still operate in the ZCS 
mode. This reconfiguration intends to obtain a satisfactory 
steady-state performance, as the duty-cycle regulation will 
break the resonant process. The rectifier will switch off at a 
high current interval, bringing more losses and severe 
electromagnetic interference [23]. 
2) If Uo restores to its nominal range and 1 − dth < d ≤ 1 in 
several consecutive sampling intervals, no open-circuit faults 
are assumed. The voltage variation may be induced by 
transient load disturbances. Then, the rectifier exits the duty-
cycle regulation mode, and returns to the normal operation 
mode, where the SRDAB is controlled by an open-loop 
system and d1 = d2 = 1. 
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Fig. 3. Open-circuit fault conditions for the SRDAB system: (a) power flows from DC bus 1 to bus 2 with S8 open-circuited, (b) power flows from DC bus 1 to 
bus 2 with S1 open-circuited, (c) power flowing from DC bus 2 to bus 1 with S8 open-circuited, and (d) power flows from DC bus 2 to bus 1 with S1 open-
circuited. 
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3) If d has other values in steady state, it is assumed that the 
voltage variation is the consequence of other failures like 
inter-turn short-circuit of the transformer and input DC 
voltage variation, and the converter will keep operating in the 
duty-cycle regulation mode to sustain the output DC voltage. 
Thus, according to the power flow direction, by adjusting 
the duty-cycles of the rectifier H-bridge in a short period 
(typically, less than 200 ms) through the voltage closed-loop 
control, the SRDAB can almost maintain its output voltage. 
That is, it can achieve the voltage self-restoration and the 
open-switch-fault self-diagnosis with minimum hardware cost. 
It should be mentioned that other faults (e.g., the load short-
circuit and the converter short-circuit fault) may also affect the 
rectified DC voltage. In those cases, the over-current 
protection will be instantly triggered, and thus, they are not 
considered in the hybrid fault tolerant control method. 
However, in Fig. 4 (Stage II), the duty-cycle regulation may 
excite low-frequency oscillations between the resonant 
inductors and DC-bus capacitors. The oscillations appear as 
the envelope of the high-frequency current, which may lead to 
fault tolerant control failures. Its mechanisms will be 
discussed in the following. 
 
III. DYNAMIC EQUIVALENT MODEL UNDER DUTY-CYCLE 
REGULATION 
 
Most of the SRDAB models focus on the power flow, 
voltage dynamic and soft-switching performances [7], [8],  
[14], [15], where the duty-cycle is usually fixed. To develop a 
model that is able to mimic the behavior of the actual system, 
the steady-state operational waveforms of the SRDAB should 
be analyzed. 
The steady-state voltage and current of the SRDAB under 
the duty-cycle regulation are illustrated in Fig. 5, where the 
bidirectional power-flow cases are considered. As observed in 
Fig. 5, the output voltage of the inverter, i.e., Uab in Fig. 5(a) 
and Ucd in Fig. 5(b), is halved. The duty-cycle of the rectifier 
is regulated. Accordingly, for the forward power flow, the 
fundamental components of Uab and Ucd, denoted as Uab,f and 
Ucd,f, can be described as 
2
ab,f i s cd,f o s
π4 1 4sin ,  sin sin
π 2 π 2
dU U t U U tω ω = = 
 
 (2) 
For the reverse power flow, Uab,f and Ucd,f can be described as  
1
ab,f i s cd,f o s
π4 4 1sin sin ,  sin
π 2 π 2
dU U t U U tω ω = =  
 
 (2) 
where s r r1/ L Cω = is the switching frequency. To sustain the 
output DC voltage, Uab,f and Ucd,f should be identical. 
Therefore, d1 or d2 equals to 1/3 in steady state. With the duty-
cycle regulation, the entire resonance cannot be maintained, 
and thus, the high-frequency current ir becomes non-
sinusoidal. The fundamental component of ir, denoted as ir,f, is 
also depicted in Fig. 5. It should be noted that under various 
switch fault conditions, only the DC-bias of the inverted 
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Fig. 4. Flow chart of the fault tolerant control method for the SRDAB. 
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square voltage are changed, while the shapes of other voltages 
and the currents are identical for a constant d, as the resonant 
capacitors have blocked the DC component of the inverted 
voltage. Thus, in this paper, only the two cases shown in 
Fig. 5 are analyzed. 
A fundamental equivalent circuit can be then developed to 
study the characteristics of the SRDAB, as shown in Fig. 6. 
However, it is not sufficient to reveal the low-frequency 
oscillations, since the conventional model is only validate to 
analyze the characteristics near the switching frequency. 
Based on the converter features, a DC model is developed, as 
shown in Fig. 7 for the forward power flow and Fig. 8 for the 
reverse power flow. For simplicity, in the models, only the 
fundamental components (Uab,f, Ucd,f and ir,f in Fig. 5) are 
considered [24], which are illustrated in detail. 
A. Forward Power Flow 
In the case of the forward power flow, the AC sources (see 
Fig. 6) are replaced by two DC voltage sources, whose 
amplitudes are i2
π
U  and o 22 2 πsin
π 2
U d , respectively. An 
inductor Ldc is added between the two DC sources, as shown 
in Fig. 7(a). The stored energy in Ldc and the resonant tank 
should be the same, i.e., Ldc = 
2π
4
Lr, according to [7]. A series 
resistor Rloss is also included, which is used to emulate the 
converter losses of the power semiconductors. The average 
inductor current of this model, denoted as ir,avg, can be used to 
study the low-frequency behavior of the high-frequency 
current ir in the SRDAB. It can be further observed in Fig. 7 
that a controlled current source circuit is considered to explore 
the DC terminal behavior. In Fig. 7(b), Cdc = Cout, and RL is 
the load of DC bus 2. As shown in Fig. 5(a), the SRDAB 
converter charges the rectifier DC capacitor for an interval of 
d2Ts in every switching cycle, with Ts being the switching 
period. Thus, the controlled DC current is proportional to the 
average current ir,avg, represented by mir,avg, and the 
proportional coefficient m can be approximated as 
s 2 s
s 2 s
s
4 4
r,f
2 4 4 2
2
r,f0
2 s
2 d
πsin
22 d
T d T
T d T
s
T
i t
d T dm
i t
d T
+
−
= =
∫
∫
 
(3) 
Accordingly, the equivalent circuit for the forward power flow 
is obtained, as shown in Fig. 7, where the amplitude of the 
input DC source drops by a half due to the fault. Subsequently, 
the state-space model can be expressed as 
2
loss
2 3
r r,avgr,avg 3
ir
o2o
dc L dc
π8 2 sin4 2 8 2π π 1
π
π 2sin 012
r
d
R
L L ii
uL
udu
C R C
 
 
− −          = +                
− 
  


 
(4)
 
where the state variables are xT = [ir,avg, uo]T. Let 
r,avg r,avg r,avg
ˆi I i= + , o o oˆu U u= + , i i iˆu U u= + , 2 2 2ˆd D d= + , 
and 2 2ˆ ˆsin(π / 2) (π / 2)d d≈ , which are substituted into (5), and 
then, after several derivations, the small-signal state-space 
model can be obtained as 
2
loss
2 3
r r,avgr,avg 3
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(5) 
where D2 refers to the steady-state value of the duty-cycle d. 
The steady-state values [Ir,avg, Uo]T can be expressed as 
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(6) 
  
(a) (b) 
Fig. 5. Steady-state voltage and current of the SRDAB under the duty-cycle 
regulation: (a) when S1 is open-circuited and power flows from H-bridge 1 to 
H-bridge 2, and (b) when S5 is open-circuited and power flows from H-
bridge 2 to H-bridge 1. 
 
 
Fig. 6. Conventional equivalent circuit model for the SRDAB. 
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Rloss
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(b) 
Fig. 7. Proposed equivalent circuit of the SRDAB with duty-cycle regulation 
for the forward power flow: (a) controlled voltage source circuit and (b) 
controlled current source circuit.  
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(b) 
Fig. 8. Proposed equivalent circuit of the SRDAB with duty-cycle regulation 
for the reverse power flow: (a) controlled voltage source circuit and (b) 
controlled current source circuit.  
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If Rloss is ignored, Uo = Ui / (2 2
πsin
2
D ). Therefore, when 
D2 = 1/3, Uo = Ui, and the converter works in the boost mode. 
This result is in accordance with the experimental results 
provided in [23].  
B. Reverse Power Flow 
For the reverse power flow, the AC sources in Fig. 6 are 
also replaced by two DC voltage sources, whose amplitudes 
are i 12 2 πsin
π 2
U d  and o2
π
U , respectively. The same DC 
inductor Ldc and series resistor Rloss are added, as shown in 
Fig. 8. The controlled current source will become (½)ir,avg, as 
the DC bus 2 is discharged in every half switching period, as 
shown in Fig. 5(b). Moreover, a DC current source Isrc is 
added to mimic the behavior of the current-controlled 
distributed energy source on DC bus 2. Subsequently, the 
state-space model for the reverse power flow can be  
expressed as 
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Then, the small-signal state-space model can be obtained as 
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The steady-state values [Ir,avg, Uo]T can be expressed as 
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If Rloss is ignored, Uo = 2sin(π/2)D1Ui. Thus, when D2 = 1/3, 
Uo = Ui, and the converter will operate in the buck mode. 
According to (5) and (8), the transfer function of ir,avg(s) and 
uo(s) in respect to the duty-cycle d1(s) and d2(s), denoted as 
Gird1(s), Gird2(s), Gud1(s) and Gud2(s), can be obtained. To 
validate the accuracy of the proposed models, the frequency 
domain responses between the proposed model and a circuit 
simulation model in MATLAB/Simulink are compared in 
Fig. 9. The Bode plots of Gird1(s), Gird2(s), Gud1(s) and Gud2(s) 
are shown in solid lines. The frequency-response results in 
simulations are obtained through perturbing the duty-cycle D1 
and D2 with a frequency sweeping signal whose amplitude is 
0.03 and ranging from 10 ~ 5×103 rad/s. Then, the fast Fourier 
transform (FFT) is applied to the output signals (uo and the 
absolute average value of ir) to obtain the frequency-domain 
responses, which are shown in “ * ” in Fig. 9. The simulation 
parameters are listed in Table I. 
As it can be observed in Fig. 9, the proposed model (Figs. 7 
and 8) and the simulation model exhibit similar characteristics 
in the frequency range of 10 to 5×103 rad/s, which means that 
the proposed equivalent model shown in Figs. 7 and 8 can be 
used to study the behavior of the SRDAB under the fault-
tolerant operation in the low frequency domain.  
For the forward power flow, it should be noted that the 
magnitude responses Gird2(s) under various static duty-cycles 
D2 have peaks around 300 to 800 rad/s. More importantly, 
these peaks vary with the steady-state duty-cycles, which is 
very similar to the conventional DC/DC boost converter [25]. 
Additionally, the damping ratios change slightly with D. On 
the other hand, as shown in Fig. 9(b), the magnitude responses 
of Gud2(s) are relatively flat, which means that the oscillation 
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(c) (d) 
Fig. 9. Frequency responses of the simulation model (*) and the proposed 
model (solid lines) under various steady-state duty-cycles D1 and D2: (a) Bode 
plots of Gird2(s), (b) Bode plots of Gud2(s), (c) Bode plots of Gird1(s), and (b) 
Bode plots of Gud1(s). Here, 1̂d (s) and 2d̂ (s) are the disturbances of the duty-
cycle D1 and D2, r,avgî (s) is the disturbance of the current through Ldc, and 0û (s) 
is the disturbance of the output voltage. The amplitude of 1̂d (s) and 2d̂ (s) are 
both 0.03. 
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induced by the resonant inductors and DC capacitors is not 
likely to emerge in the output DC voltage.  
Comparing to the forward power flow where the frequency 
response of Gird2(s) varies greatly with different duty-cycles, 
the frequency response of Gird1(s) moves slightly higher in 
amplitude with the decrease of duty-cycle D1 as shown in 
Fig. 9(c) and (d). The peaks of Gird1(s) under various static 
duty-cycles D1 have the same frequency. Similar to the 
forward power flow, the magnitude responses of Gud1(s) are 
also very flat (see Fig. 9(d)).  
Nevertheless, differences also present between the proposed 
model and the simulated model. For example, for the forward 
power flow, when D2 = 0.3, the simulation model shows a 
higher resonant peak, as it can be observed in Fig. 9(a) and 
(b). For the reverse power flow, the simulation model presents 
a duty-cycle-dependent damping ratio, which grows larger 
with the increase of the duty-cycle D1. The inaccuracies may 
be due to: 1) the fundamental component of the high-
frequency current ir,f is employed to approximate the non- 
sinusoidal current ir; 2) with the variation of the duty-cycle, 
the rectifier power devices are switched off under different 
currents, leading to variable switching losses and a variable 
resistance Rloss in the model; 3) the dead-time effect was not 
considered in the proposed model; 4) the magnetizing current 
of the high-frequency transformer was neglected. Although 
those characteristics are difficult to be reflected in the model, 
it is sufficient to approximate the features of the SRDAB with 
the duty-cycle regulation in the low frequency region. That is, 
the model is effective to analyze the dynamics of the SRDAB.  
For simplicity, assuming that Rloss = 0, for the forward 
power flow, the transfer functions Gird2(s) and Gud2(s) can be 
obtained through Gxd(s) = (sI - A)-1K as 
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(10) 
For the reverse power flow case, the transfer functions Gird1(s) 
and Gud1(s) can be obtained as 
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(11) 
Referring to the Bode plots in Fig. 9, Eqs. (10) and (11) 
reveals that the system is a second-order system. Compared 
with the typical second-order system, it is known that:  
1) There is a resonant point between the resonant inductor 
and DC capacitor, which moves to the high-frequency 
region with the increase of D2 for the forward power flow, 
while it remains constant in the reversed power flow mode. 
2) Since Gud2(s) has a right-half plane (RHP) zero, for the 
forward power flow case, the system is a non-minimum-
phase system. 
3) For the forward power flow, the system damping ratio 
decreases with the increase of the duty-cycle D2. 
With the above analysis, the proposed model can be 
represented as shown in Fig. 10, according to the state-space 
model in Eqs. (5) and (8). For the forward power flow, the 
SRDAB operates in the boost mode, and its transfer functions 
are similar to those for the conventional DC/DC boost 
converter. For the reverse power flow, the SRDAB operates in 
the buck mode, and its characteristics are similar to the 
conventional DC/DC buck converter. However, the SRDAB 
system is highly nonlinear, as indicated by Fig. 10. Therefore, 
in the forward power flow mode, the fault tolerant operation of 
the SRDAB is a nonlinear, parameter-variant, non-minimum-
phase second-order system. This characteristic will bring 
difficulties to design the controller. On the other hand, in the 
TABLE I. SIMULATION PARAMETERS OF THE SRDAB. 
Circuit parameters Value 
Nominal DC voltages Ui, Uo 750 V 
DC capacitance Cin, Cout = Cdc 1000 μF 
Transformer ratio N1:N2 1:1 
Load of DC bus 2 RL  40 Ω 
Resonant capacitors Cr1, Cr2 4 μF 
Resonant inductors Lr1, Lr2 27 μH 
Switching frequency fs 4.8 kHz 
Magnetic inductance of HF transformer Lm 19.9 mH 
Series resistor Rloss 0.8 Ω 
Current source in DC bus 2 Isrc (for the reverse power flow) 40 A 
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Fig. 10. Block diagrams of the proposed equivalent model for the SRDAB 
converter in (a) the forward power flow mode and (b) the reverse power  
flow mode. 
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case of the reverse power flow, the system is a nonlinear, 
parameter-invariant, minimum-phase second-order system, 
where the controller design is easier. In all, to ensure the stable 
operation of the SRDAB under open-circuit faults, the 
characteristics under the voltage single-loop control should  
be studied.  
 
IV. CHARACTERISTICS UNDER THE VOLTAGE SINGLE-LOOP 
FAULT TOLERANT METHOD 
 
In the voltage single-loop fault tolerant method, a voltage PI 
regulator is implemented to control the rectified DC voltage, 
when the open-circuit fault happens. The control diagram is 
shown in Fig. 11, where Gvol(s) is the transfer function of the 
PI voltage regulator with kp,v and ki,v being its proportional and 
integral gains. Since the increase of d2 will decrease the output 
DC voltage for the forward power flow case, a negative unity 
gain should be multiplied with the output of the PI regulator. 
However, whether this voltage single-loop control is capable 
to suppress the low-frequency oscillations or not is further 
detailed in this section.  
A. Forward Power Flow (Boost Mode) 
The frequency response of the open-loop system 
Gvol(s)∙Gud2(s) in this case is shown in Fig. 12. As it can be 
seen in Fig. 12(a), the increase of D2 will lower the magnitude 
of Gvol(s)∙Gud2(s). In contrast, the increase of kp,v and ki,v leads 
to higher magnitudes of the open-loop system in the high and 
low frequency bands, respectively, as shown in Fig. 12(b) and 
(c). When kp,v = 0.005, ki,v = 0.13, the cut-off frequency is 
around 1000 rad/s, and the phase margin γ is larger than 14° 
with D = 0.3 ~ 0.7, indicating that the system is stable. With 
larger kp,v, the system can acquire higher voltage control 
bandwidth, which means lower voltage drop can be obtained 
at the beginning of the fault tolerant control. With larger ki,v, 
the fault tolerant duration time can be shortened, since the 
system will enter into the steady-state faster. However, owing 
to the non-minimum-phase features, larger kp,v and ki,v will 
significantly decrease the phase margin of the system, leading 
to poorer stability performances. On the contrary, smaller kp,v 
and kp,i will slow down the dynamics. Therefore, the PI 
parameters should be tuned in consideration of the fault 
tolerant control performances and stability. 
To explore the characteristics of the average inductor 
current ir,avg(s) with the voltage single-closed-loop control, the 
frequency responses of Gie,cls(s) = ir,avg(s) / eu(s) (shown in 
dashed lines in Fig. 11), with eu(s) being the DC voltage error, 
are given in Fig. 13 with the same control parameters. It can 
be seen in Fig. 13(a) that Gie,cls(s) has a peak with the 
frequency around 1200 rad/s. Moreover, the resonant peak 
becomes higher in amplitude with the decrease of D2, and the 
frequency also varies. When kp,v increases, the resonant 
frequency will increase, as demonstrated in Fig. 13(b). In 
addition, the increase of kp,v or ki,v will increase and sharpen 
the peaks of the frequency responses, as shown in Fig. 13(b) 
and (c). Therefore, it is implied in Fig. 12 that even when the 
system is stable under the voltage single-closed-loop control, 
the PI voltage controller is not able to suppress the resonance. 
In this case, during the transition to fault tolerant operation, a 
+
_ eu
Gie,cls1(s)
d
Uo
ir,avg
d1
d2
1
−1
Gie,cls2(s)  
Fig. 11. Control diagram of the voltage single-loop fault tolerant method. 
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sudden change of eu will introduce harmonics near the 
resonant peak. Subsequently, the harmonics are amplified, 
resulting in large low-frequency oscillations as the envelope of 
the high-frequency current.  
B. Reverse Power Flow (Buck Mode) 
The frequency response of the open-loop system 
Gvol(s)∙Gud1(s) for the reverse power flow is shown in Fig. 14. 
As it can be seen in Fig. 14, the variation of D1 only has a 
negligible impact on the frequency response of Gvol(s)∙Gud1(s). 
The increase of kp,v and ki,v leads to higher magnitudes of the 
open-loop system in the high and low frequency bands, 
respectively. When kp,v = 0.005, ki,v = 0.13, the cut-off 
frequency is around 1000 rad/s, and the phase margin γ is 
larger than 34° with D = 0.3 ~ 0.7. It means that the system is 
stable. Referring to Fig. 11, the frequency responses of 
Gie,cls(s) = ir,avg(s) / eu(s) for the reverse power flow case are 
given in Fig. 15. Similar to the forward power flow condition, 
Gie,cls(s) has an obvious peak. The peak moves to higher-
frequency and becomes larger with the decrease of D1 and 
increase of kp,v and ki,v. However, the amplitude of the peak 
(e.g., 20.3 dB in Fig. 15(b) with kp,v = 0.009)  is lower 
compared to that for the forward power flow (e.g., 36.5 dB in 
Fig. 13(b) with kp,v = 0.009). It indicates that the above-
mentioned oscillation may not appear in the reverse power 
flow mode.  
According to the above analysis, the low-frequency oscilla-
tion is apt to occur in the forward power flow case. To 
suppress this oscillation, a notch filter may be inserted in the 
feedback loop to attenuate the oscillations. However, since the 
resonant peak varies with the duty-cycle and the controller 
parameter kp,v, it is not easy to select the central frequency of 
the notch filter. Moreover, as the DC capacitance is time-
varying in DC distribution systems due to DC loading 
changes, the resonant frequency of Lr and Cdc is even difficult 
to determine. Therefore, the voltage single-loop control is not 
capable to suppress the low frequency oscillations during fault 
tolerant operation.  
 
V. PROPOSED DUAL-LOOP FAULT TOLERANT CONTROL 
METHOD 
 
In order to address the above issues, a dual-loop fault 
tolerant control method is proposed in this section. Firstly, 
since there are many nonlinear elements in the model of the 
system, as shown in Fig. 10, a correction unit is introduced in 
the control loop, as shown in Fig. 16(a). By doing so, the 
trigonometric term πsin 2
d  in Fig. 10 is corrected as 
( )m mπ 2sin arcsin2 π d d= . After the correction, the system can 
be described as 
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(12) 
for the forward power flow. The transfer function of the 
system can be obtained as 
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For the reverse power flow, the systems is described as 
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Fig. 14. Frequency responses of the open-loop system in fault tolerant 
operation for the reverse power flow: (a) when kp,v = 0.005, ki,v = 0.13,  
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The transfer function of the system can be obtained as  
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(15) 
According to (12) and (14), the state-space models of the 
modified system are presented in Fig. 16(b) and (c). As shown 
in Fig. 16, the nonlinear correction unit simplifies the model. 
For the reverse power flow, the proposed model is very similar 
to the conventional DC/DC buck converter, indicating that the 
single-voltage closed-loop control is sufficient to stabilize the 
system. However, for the forward power flow, the proposed 
model is very similar to the conventional DC/DC boost 
converter. It implies that the resonant frequency of the system 
is also duty-cycle-dependent, and the system is a non-
minimum phase system. Therefore, the conventional single-
voltage closed-loop control method cannot guarantee a good 
control performance.  
Since the voltage/current dual-loop control method is 
widely used in DC/DC boost converters, a cascaded dual-loop 
fault tolerant method is proposed. More specifically, the outer 
loop regulates the rectified DC voltage and the inner loop 
controls the envelope of the high-frequency current to 
suppress the oscillation. For the inner current envelope 
controller, the absolute average value of the inductor current 
ir,avg, is employed as the control variable. With this, the entire 
control diagram can be obtained, as shown in Fig. 17, where  
Gcur(s) represents the inner current envelope PI controller, and 
kp,i and ki,i are its proportional and integral gains.  
To extract the absolute average current ir,avg, a signal-
conditioning circuit has been designed, as shown in Fig. 18. 
This circuit firstly transfers the high frequency current signal 
into its absolute value |ir|, and through a first-order low-pass 
filter (LPF), the average value of ir,avg can be acquired. A 
notch filter is subsequently cascaded to eliminate the output 
ripples at the double-switching frequency, enhancing the 
quality of the output signal. It should be noted that the phase-
lag introduced by this signal conditioning circuit is negligible. 
The amplitude-frequency characteristic of the notch filter is 
very sharp near the double switching frequency, and has 
negligible influence on the low frequency components. 
Therefore, the current envelope control loop can be designed 
with a high bandwidth. According to Fig. 18, the transfer 
function of the signal-conditioning circuit can be 
approximated by a first-order LPF, i.e., ( ) ( )51 4 10 1H s s−≈ × + . 
Notably, there is no other additional hardware. The proposed 
method is very cost-effective.  
A. Forward Power Flow 
For the parameter design of the current controller, the open-
loop Bode plots of the inner current loop can be used, as 
shown in Fig. 19. As it can be seen in Fig. 19(a), when 
kp,i = 0.008, ki,i = 5, the cut-off frequency of the inner loop 
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Fig. 16. Dynamic equivalent model after the nonlinearity correction: 
(a) correction unit, (b) modified block diagram for the forward power flow 
case, and (c) modified block diagram for the reverse power flow case. 
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Fig. 17. Control diagram of the proposed dual-loop fault tolerant method. 
 
 
Fig. 18. Signal conditioning circuit to extract the absolute average current. 
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system is placed between 2000 ~ 5000 rad/s, and thus, the 
current control bandwidth is relatively high. The phase margin 
is 73° when D2 = 0.7, which is sufficient to ensure the control 
stability. The increase of kp,i will lead to a higher bandwidth 
and a higher phase margin of the inner current loop, as shown 
in Fig. 19(b). However, the phase margin will drop if kp,i is too 
large, as the analog filter will introduce a pole in the high-
frequency region. On the other hand, the increase of ki,i will 
raise the amplitude-frequency curve in the low-frequency 
region, bringing a better steady-state performance; at the same 
time, it moves the phase-frequency curve downward, and 
decreases the phase margin of the current loop.  
Furthermore, the closed-loop Bode plots of the inner current 
loop are given in Fig. 20 when D2 = 0.3. As shown in Fig. 20, 
when ki,i = 5, with the increase of kp,i, the resonant peak can 
effectively be suppressed. On the other hand, when kp,i = 0.008, 
the increase of ki,i will slightly increase the resonant peaks of 
the current closed-loop system, while pushing the peaks to the 
higher frequency region. As discussed in the above, the 
parameters of the current loop can be properly tuned. 
To tune the parameters of the voltage outer-loop controller, 
the frequency responses of the voltage open-loop and current 
closed-loop systems are shown in Fig. 21. As seen in 
Fig. 21(a), when kp,v = 2, ki,v = 13.3, kp,i = 0.008, ki,i = 5, the 
cut-off frequency of the voltage loop is around 1000 rad/s, 
with a phase margin larger than 54° under different static 
duty-cycles. The increase of kp,v and ki,v will enhance the 
dynamic and steady-state voltage control performances, 
respectively, but the phase margin will be reduced, as shown 
in Fig. 21(b). Compared to the voltage single-loop control, 
where either the phase margin or the control bandwidth should 
be compromised, the proposed dual-loop method can keep 
high control bandwidth and a large phase margin. Therefore, 
with the proposed method, fast fault tolerant dynamics, high 
stability and suppression of the low-frequency oscillations can 
be achieved.  
B. Reverse Power Flow. 
The frequency responses for the reverse power flow are 
shown in Fig. 22. As it can be seen in Fig. 22(a), the cut-off 
frequencies of the inner loop system under different control 
parameters are between 1500 ~ 5000 rad/s, with a phase 
margin larger than 55°, indicating that the current loop is 
always stable. The increase of kp,i and decrease of ki,i will lead 
to a higher phase margin. However, if if kp,i is too high, the 
phase margin can be decreased owing to the phase-lag 
introduced by the analog filter. The resonant peak of the 
closed-loop current control can be effectively suppressed, as 
shown in Fig. 22(b) and (c). It is further implied in Fig. 22(d) 
that the voltage loop is stable. When kp,v = 2, ki,v = 13.3, 
kp,i = 0.008, ki,i = 5, the cut-off frequency of the voltage loop is 
set  around 1000 rad/s, with a phase margin of 82°. Therefore, 
for the reverse power flow, the stability of the system can also 
be guaranteed by the proposed dual-loop control method.  
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(b) 
Fig. 19. Frequency responses of the current open-loop system for the forward 
power flow: (a) when kp,i = 0.008, ki,i = 5, and (b) when D2 = 0.3, with 
varying kp,v and ki,v. 
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(b) 
Fig. 20. Frequency responses of the current closed-loop system for the 
forward power flow: (a) when D2 = 0.3, ki,i = 5, and (b) when D2 = 0.3, 
kp,i = 0.008. 
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(b) 
Fig. 21. Frequency responses of the voltage open-loop and current closed-
loop system for the forward power flow: (a) when kp,v = 2, ki,v = 13.3, 
kp,i = 0.008, ki,i = 5, and (b) when D2 = 0.3, kp,i = 0.008, ki,i = 5. 
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VI. PARAMETER UNCERTAINTY ANALYSIS 
 
In DC distribution systems, the DC loads are always time-
variant. To validate the stability of the system under parameter 
uncertainties, the parameter uncertainty analysis is detailed in 
this section. For the SRDAB, three parameter uncertainties 
cases are considered: resonant inductance Lr, DC capacitance 
Cdc, and DC load RL.  
Firstly, in practice, the value of resonant inductance is 
known to determine the switching frequency. Its uncertainties 
should be within a small range, e.g., ±10% for the worst case. 
Considering an even larger range of inductance variations, the 
control system responses are shown in Fig. 23. As it can be 
seen in Fig. 23, the cut-off frequencies are almost constant for 
different Lr values, while the phase margins slightly decrease 
from 88° to 49° for the forward power flow, and 88° to 69° for 
the reverse power flow when Lr increases from 21.6 µH to 
108 µH (−60% ~ 100%). Thus, it can be confirmed by Fig. 23 
that the resonance inductance uncertainties have negligible 
impact on the system stability. 
Additionally, due to load variations, the DC capacitance 
may change. Fig. 24 shows the frequency response of the 
system when Cdc varies between 100 µF to 2000 µF (−90% ~ 
+100% of the rated). It can be seen in Fig. 24 that the phase 
margins are not changed, but the cut-off frequency increases 
with the decrease of Cdc. According to Fig. 24, the critical 
value of the DC capacitance is about 100 µF. In this condition, 
the phase margin is −36° for the forward power flow, and 53° 
for the reverse power flow. Therefore, large DC capacitors 
should be used in the SRDAB to ensure its fault-tolerant 
capabilities. This is practical in the DC distribution systems, as 
larger DC capacitance will also help to smooth the voltage 
fluctuations.  
Moreover, when the load changes, the system stability may 
be different. Fig. 25 presents the frequency responses of the 
system when RL varies between 10 Ω to 80 Ω (−75% ~ +100% 
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(d) 
Fig. 22. Frequency responses of the system for the reverse power flow: (a) 
Bode plots of the current open-loop system, (b) Bode plots of the current 
closed-loop system when ki,i = 5, (c) Bode plots of the current closed-loop 
system when kp,i = 0.008, and (d) Bode plots of the voltage open-loop and 
current closed-loop system. 
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(b) 
Fig. 23. Frequency responses of the voltage open-loop and current closed-
loop system when Lr1 and Lr2 varies between 10.8 µH to 54 µH: (a) for the 
forward power flow, and (b) for the reverse power flow. 
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(b) 
Fig. 24. Frequency responses of the voltage open-loop and current closed-
loop system when Cdc varies between 100 µF to 1000 µF: (a) for the forward 
power flow, and (b) for the reverse power flow. 
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of the rated, and load power varies between 7 kW to 56 kW). 
As it can be seen in Fig. 25(a), the phase margin decreases 
with the increase of load power for the forward power flow. In 
contrast, as shown in Fig. 25(b), the load variation has 
negligible impact on the phase margin in the reverse power 
flow mode. However, since the power of the 10-Ω load is 
already 4 times larger than the nominal, the over-current 
protection should be triggered for even larger load condition. 
Therefore, if the load is within the nominal power range of the 
SRDAB, the proposed controller performs robustly.  
 
VII. SIMULATION AND EXPERIMENTAL RESULTS 
 
To validate the effectiveness of the proposed control 
method, simulation and experimental tests are performed 
referring to Fig. 1.  
A. Simulation Results 
1) Test 1: To illustrate the low-frequency oscillations by the 
resonant inductors and the rectifier DC capacitors for the 
forward power flow, the voltage single-loop fault tolerant 
method using a voltage single-loop control in [23] was 
applied, and the simulation results are provided in Fig. 26. The 
duty-cycle threshold dth is set as 0.1, and kp,v = 0.009, 
ki,v = 0.13. At t = 0.15 s, the open-circuit fault of S1 happens. 
As shown in Fig. 26, the rectified DC voltage is quickly 
maintained and slowly restores to its nominal value. The 
voltage drop is only 70 V (9.3% voltage drop). The resonant 
process is interrupted by the duty-cycle regulation and the 
duty-cycle of the rectifier-side output voltage is around 1/3 (as 
in Stage II in Fig. 4), as shown in Fig. 26. The transient lasts 
for 88 ms with small low-frequency fluctuations in the DC 
voltage and DC current, and then, the SRDAB enters into 
Stage III and reconfigures to a half-bridge system. All 
semiconductors commutate at zero-current intervals during 
Stage III, as shown in the right-bottom of Fig. 26. The output 
current Idc2 is kept around 18 A during the entire process, 
indicating that the output power of the converter is 
approximately constant. The fault tolerant control is achieved.  
However, during the duty-cycle regulation period, a 
remarkable low frequency oscillation at about 263 Hz as the 
envelope of the high frequency current appears, as shown in 
Fig. 26. This oscillation frequency is highly correspondent 
with the Bode plot in Fig. 13(b), when kp,v = 0.009 and 
D2 = 0.3, where the resonant frequency is around 1650 rad/s 
(≈ 262.6 Hz). The maximum peak current reaches 133 A, as 
shown in Fig. 26, which is 4.4 times more than the nominal 
current. The envelope of the high frequency current keeps 
oscillating until the fault tolerant control proceeds to Stage III. 
Although the output voltage is stable with small low frequency 
fluctuations during the fault tolerant operation, the current 
oscillation may trigger the over-current protection, leading to 
fault tolerant failures for the SRDAB converter in DC 
distribution systems.  
2) Test 2: To validate the correctness of the previous 
analysis, simulation results regarding two more cases when 
D2 ≈ 0.5 and 0.7 are given in Fig. 27. In this simulation, 
kp,v = 0.005 and ki,v = 0.13, and the DC reference voltage 
jumps from 750 V to 500 V (D2 ≈ 0.5 in the steady state) at 
0.5 s and 400 V (D2 ≈ 0.7 in the steady state) at 0.8 s. As it can 
be seen, when the reference voltage is 750 V, there are 
remarkable oscillations at about 208 Hz as the output voltage 
and the envelope of the high-frequency current. When the 
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(b) 
Fig. 25. Frequency responses of the voltage open-loop and current closed-
loop system when RL varies between 10 Ω to 80Ω: (a) for the forward power 
flow, and (b) for the reverse power flow.  
 
Fig. 26. Control performance of the voltage single-loop fault tolerant method 
for the forward power flow of SRDAB when kp,v = 0.009, ki,v = 0.13. 
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reference voltage is 500 V, the output voltage oscillate at a 
frequency of 216 Hz with a very small amplitude of 1 V, and 
when the reference voltage is 400 V, no oscillation can be 
observed in the output voltage. For the last two cases, there are 
no obvious oscillations as the envelope of the high-frequency 
current. This phenomenon is in accordance with the bode plot 
in Fig. 13(a), where it has been shown that the resonant peak 
becomes higher in amplitude with the decrease of D2, being 
about 4.9 dB (1.76 times gain) at 186 Hz, 11.5 dB (3.76 times 
gain) at 204 Hz and 20.9 dB (11.1 times gain) at 196 Hz for 
D2 = 0.7, 0.5 and 0.3, respectively.  
3) Test 3: Simulation results of the proposed dual-loop fault 
tolerant control method are presented in Fig. 28 for the 
forward power flow. The control parameters are kp,v = 2, 
ki,v = 13.3, kp,i = 0.008, ki,i = 5. As it can be seen in Fig. 28, 
after the open-circuit fault of S1 occurs at t = 0.15 s, the output 
DC voltage maintains and restores to its nominal value with a 
maximum voltage drop of 92 V during the transient period of 
39 ms. In contrast to the results in Test 1, the envelope of the 
high-frequency current is kept flat and stable, with a peak 
current of 76 A (i.e., only 2.5 times of the nominal). During 
the duty-cycle regulation period, the regulated duty-cycle d2 is 
stable around 1/3, and there are no fluctuations in the output 
DC voltage. Thus, by implementing the proposed method, the 
low frequency oscillation can be effectively suppressed, 
ensuring fast and stable fault tolerant operation.  
4) Test 4: To show the fault tolerant control performance of 
the proposed dual-loop method under parameter uncertainties, 
simulation results regarding Cdc, RL, and Lr uncertainties are 
shown in Figs. 29, 30 and 31. 
a) Cdc uncertainty: According to Fig. 24(a), the decrease of 
Cdc will decrease the phase-margin of the system for the 
forward power flow. Therefore, a −50% variation case of Cdc 
(Cdc = 500 µF) is firstly simulated, and the results are shown 
in Fig. 29(a), where it can be observed that the system is stable 
after the S1-open-circuit fault. For lower Cdc values, simulation 
results are provided in Fig. 29(b) when Cdc = 100 µF for the 
forward power flow. As it can be seen, there are remarkable 
oscillations on the output voltage and high-frequency current, 
indicating the system becomes unstable with the fault tolerant 
control. However, for the reverse power flow, the system 
remains stable when Cdc = 100 µF, as shown in Fig. 29(c). 
These results are in accordance with Fig. 24, where the phase-
margin of the open-loop system is positive for Cdc = 500 µF, 
and negative for Cdc = 100 µF, while the system can still be 
stable for the reverse power flow when Cdc = 100 µF. Besides, 
the transient voltage variation is increased to 210 V and 263 V, 
as shown in Fig. 29(b) and (c), which means that the decrease 
of Cdc will also bring higher voltage variations at the 
beginning of the fault tolerant control. Thus, it is suggested 
equipping larger DC capacitors for the SRDAB converter to 
ensure a good fault tolerant performance. However, it can be 
confirmed that the system performs robustly for DC 
capacitance uncertainties.  
b) RL uncertainties: Firstly, for the forward power flow case, 
a load step change within the nominal power range of the 
 
Fig. 27. Control performance of the voltage single-loop fault tolerant method 
for the SRDAB with different static duty-cycle D for the forward power flow. 
 
 
Fig. 28. Control performance of the proposed dual-loop fault tolerant method 
for the forward power flow of SRDAB. 
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SRDAB is simulated, and the results are shown in Fig. 30(a), 
where RL jumps from 80 Ω (7 kW) to 40 Ω (14 kW) at 0.4s. 
As shown in Fig. 30(a), the transient voltage drop is only 9 V 
(1.2%UN) and there are no current surge on the output DC 
current Idc2 and the high-frequency current. The system 
performs very stable against load changes. For higher load 
power variation, simulation results where RL jumps from 40 Ω 
to 20 Ω for the forward and reverse power flow are provided 
in Fig. 30(b) and (c), respectively. As shown in Fig. 30(b), the 
voltage of DC bus 2 drops to 537 V after the load change, and 
the amplitude of the high-frequency current is restricted within 
±80 A all the time. This is because when the load power is 
beyond the maximum allowable value of the SRDAB, the 
output of the voltage controller will be saturated to avoid 
triggering the over-current protection. Therefore, although it 
has been discussed previously that higher power of load may 
destabilize the system, it is not possible to happen in practice, 
owing to the direct control of the current envelope. The output 
power can thus be restricted to prevent the system from 
entering the unstable region.  
For the reverse power flow case in Fig. 30(c), it can be seen 
that the system is very stable when the load power jumps from 
16 kW to 2 kW. Therefore, the system performs a good 
stability under load uncertainties. 
 
(a) 
 
(b) 
 
(c) 
Fig. 29. Control performance of the proposed dual-loop fault tolerant method for the SRDAB under DC capacitance uncertainties: (a) Cdc = 500 µF for the forward 
power flow, (b) Cdc = 100 µF for the forward power flow, and (c) Cdc = 100 µF for the reverse power flow. 
 
 
(a) 
 
(b) 
 
(c) 
Fig. 30. Control performance of the proposed dual-loop fault tolerant method for the SRDAB under DC load uncertainties: (a) RL changes from 80 Ω to 40 Ω for 
the forward power flow, (b) RL changes from 40 Ω to 20 Ω for the reverse power flow, and (c) RL changes from 40 Ω to 20 Ω for the forward power flow. 
 
 
(a) 
 
(b) 
Fig. 31. Control performance of the proposed dual-loop fault tolerant method 
for the SRDAB under resonant inductance when Lr1 = Lr2 = 0.54 µH: (a) for 
the forward power flow, and (b) for the reverse power flow. 
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c) Lr uncertainties: as discussed previously, the phase 
margin of the system is decreased with the increase of Lr. 
Therefore, simulations for +50%-Lr variations (Lr = 108 µH, 
and in order to keep constant switching frequency, Cr = 1 µF) 
were conducted and the results are shown in Fig. 31(a) and (b). 
As shown in Fig. 31, the fault tolerant process is stable. 
Therefore, the system performs robustly under Lr uncertainties.  
B. Experimental Results 
To further validate the proposed method, experimental tests 
were performed on a downscaled 1-kW SRDAB prototype. 
The parameters of the experimental setup are shown in 
Table I. The control system was built with a TMS320F28335 
digital signal processor and an EP4CE10 FPGA. The 
Mitsubishi PM50B4LA060 IPM was adopted to assemble the 
SRDAB interfacing converter. One DH1716-A programmable 
DC source was used as the input DC bus, and another one was 
employed as the DC current source on DC bus 2. The signal 
conditioning circuit is the same as that in Fig. 18. The 
experiments were conducted for both forward and reverse 
power flow.  
1) Forward Power Flow: Firstly, the voltage single-loop 
fault tolerant method was tested under different control 
parameters. The experimental results are shown in Fig. 32, 
where kp,v = 0.001, ki,v = 0.065 for Fig. 32(a), kp,v = 0.006, 
ki,v = 0.13 for Fig. 32(b), and kp,v = 0.009, ki,v = 0.13 for 
Fig. 32(c). As shown in Fig. 32, at the beginning of the test, 
the output DC voltage was 96 V. The 4-V voltage drop was 
induced by the parasitic resistance and the deviation between 
the switching frequency and the actual series resonant 
frequency of the resonant tank [23]. Then, one switch in the 
H-bridge 1 was in open-circuit fault. As shown in Fig. 32(a), 
the output DC voltage restores to its nominal value after 
286 ms, and then H-bridge 2 was reconfigured to be a half-
bridge and operates in the open-loop mode. The extra 5-V 
voltage drop is because that the reconfigured half-bridge 
SRDAB has a larger voltage drop on the series parasitic 
resistance [23]. Although there are no oscillation as the 
envelope of the high-frequency current, the transient 
performance was sacrificed. The voltage drop during the fault 
tolerant operation is 33 V, which will highly affect the power 
supply quality of DC bus 2.  
For the experimental results with increased kp,v and ki,v 
shown in Fig. 32(b), the output DC voltage was maintained at 
its output value with a voltage drop of only 15 V. When the 
open-circuit fault was identified within 136 ms, H-bridge 2 
was reconfigured to be a half bridge. Although the fault 
tolerant control performance was improved with much lower 
voltage drop and shorter transient period compared with the 
Fig. 32(a), there are large oscillations with the frequency being 
about 278 Hz, as the envelope of the high-frequency current 
during the duty-cycle regulation period (fault tolerant 
operation), as shown in the zoomed-in plot in Fig. 33(a). The 
peak-to-peak value of the oscillations is measured to be 24 A, 
which is 3.4 times larger than the nominal current. This may 
trigger the system overcurrent protection and lead to fault 
tolerant failure.  
In the experimental result shown in Fig. 32(c), a larger kp,v 
was tried. Even if the transient voltage drop is further reduced 
to 12 V, nevertheless, the oscillations as the envelope of the 
high-frequency current were increased, with the peak-to-peak 
value of the oscillations being 26 A, which is 3.7 times larger 
than the nominal current. Moreover, during the transition to 
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(a) (b) (c) 
Fig. 32. Performance (experimental tests) of the SRDAB with the conventional voltage-single-loop method (Uo [50 V/div]: the output DC voltage; ir [5 A/div]: 
the high frequency current; ir,avg [10 A/div]: the extracted current envelope from the analog circuit): (a) when kp,v = 0.001, ki,v = 0.03 (time [200 ms/div]), (b) when 
kp,v = 0.006, ki,v = 0.13 (time [40 ms/div]), and (c) when kp,v = 0.009, ki,v = 0.13 (time [20 ms/div]). 
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(b) 
Fig. 33. Zoomed-in experimental results of Fig. 32 during the duty-cycle 
regulation period (Uo [50 V/div]: the output DC voltage; ir [5 A/div]: the high 
frequency current; time [2 ms/div]): (a) zoomed-in plot of Fig. 32(b), and (b) 
zoomed-in plot of Fig. 32(c). 
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the fault tolerant operation, e.g., in the beginning of the fault 
tolerant control, the peak-to-peak value reaches 28 A, which is 
four times larger than the nominal current. The system will 
risk higher danger in triggering the overcurrent protection. 
Besides, the oscillation frequency was also increased to about 
300 Hz because of larger kp,v, as shown in the zoomed-in plot 
in Fig. 33(b). This is in accordance with the Bode plot analysis 
in Section IV. Therefore, it can be confirmed that the voltage 
single-loop method cannot have a satisfying fault tolerant 
control performance. Even if the oscillation can be suppressed 
by lower kp,v and ki,v, higher voltage drop should be 
compromised. With larger kp,v and ki,v, the transient voltage 
performance can be improved, but the oscillation will occur. 
In this condition, The SRDAB may fail to ride through the 
open-circuit fault.  
The proposed dual-loop control method is then applied to 
the SRDAB system. The corresponding experimental results 
are shown in Fig. 34. In this case, the control parameters are 
kp,v = 2, ki,v = 13.3, kp,i = 0.008, ki,i = 5. As it is shown in 
Fig. 34, the output DC voltage can also be maintained, with a 
maximum voltage drop of 15 V for a short period. Different 
from the experimental results in Fig. 32(b) and (c), the high-
frequency current envelope becomes flat and stable. That is, 
there are no low-frequency oscillations in the current. The 
peak-to-peak current is reduced to 15 A, being 2.1 times larger 
than the nominal current. The largest voltage drop is 15 V and 
the transient time for the duty-cycle regulation is 99 ms, which 
is slightly larger and shorter than the experimental results in 
Fig. 32(c), respectively. It can be explained that the saw-
toothed edge in the waveform of the high-frequency current is 
caused by the poor resolution of the oscilloscope. The 
zoomed-in waveform and the current envelope ir,avg measured 
from the analog circuit illustrate that there are no oscillations. 
The output DC current Idc2 was also slightly reduced after the 
fault due to the additional voltage drop, but the output power 
of the converter is still approximately the same with the pre-
fault condition. Therefore, the proposed dual-loop control 
method can effectively suppress the low-frequency oscillation 
induced by the resonant inductors and the DC capacitors under 
fault tolerant operation, as analyzed in the previous sections.  
2) Reverse Power Flow: To perform the fault tolerant 
experiments for the reverse power flow, a 5-A DC current 
source was interfaced to DC bus 2. Firstly, the experimental 
results of the voltage single-loop fault tolerant method is 
shown in Fig. 35(a), where kp,v = 0.009 and ki,v = 0.13. As can 
be seen, the voltage of DC bus 2 was maintained after the one-
switch open-circuit fault in H-bridge 2. The duty-cycle 
regulation period lasted for 53 ms with a maximum voltage 
rise of 12 V, and then the H-bridge 1 is reconfigured to a half 
bridge. Different from the forward power flow case, in the 
reverse power flow case, no obvious oscillations can be 
observed on the envelope of the high-frequency current. It 
means that the voltage single-loop fault tolerant method is 
capable to ensure the fast and stable fault tolerant operation of 
the SRDAB converter. However, an over-shooting can still be 
observed at the beginning of the fault tolerant control, being 
about 21 A, which is three times larger than the nominal 
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Fig. 34. Performance (experimental tests) of the SRDAB with the the 
proposed dual-loop method (Uo [50 V/div]: the output DC voltage; 
ir [5 A/div]: the high frequency current of the H-bridge 1; ir,avg [20 A/div]: the 
extracted current envelope from the analog circuit; time – top [20 ms/div], 
time – bottom [2 ms/div]). 
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(b) 
Fig. 35. Performance (experimental tests) of the SRDAB with the two fault 
tolerant methods (Uo [25 V/div]: the output DC voltage; ir [5 A/div]: the high 
frequency current of the H-bridge 1; ir,avg [20 A/div]: the extracted current 
envelope from the analog circuit): (a) the voltage single-loop method (time 
[40 ms/div]) and (b) the proposed dual-loop method (time – top [40 ms/div], 
time – bottom [1 ms/div]). 
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current. This current over-shooting may increase the potential 
risk of triggering the over-current protection.  
To validate the effectiveness of the proposed dual-loop 
method for the reverse power flow, experimental results are 
shown in Fig. 35(b). As can be observed, the transient period 
is 62 ms with the maximum voltage rise of 12 V, and then the 
H-bridge 1 is reconfigured to a half-bridge. In this condition, 
the envelope of the high-frequency current is stable, which can 
be affirmed by the zoomed-in plot and the waveform of ir,avg 
measured from the analog circuit. Comparing to the last case, 
the amplitude of the high-frequency current is reduced to 
16 A, being only 2.3 times higher than the nominal current. 
The waveform of the output current –Idc2 shows the power 
delivered by the SRDAB converter is approximately the same 
before and after the fault tolerant control. Therefore, although 
the low-frequency oscillation does not occur in the reverse 
power flow case, the proposed dual-loop fault tolerant method 
can still be adopted to control the current within the permitted 
range, leading to lower risk of fault tolerant failure.  
 
VIII. CONCLUSION 
 
Low-frequency oscillations may appear as the envelope of 
the high-frequency current in the SRDAB during fault-
toleration operation, when the voltage single-loop control is 
adopted. The mechanism of the low-frequency oscillations 
was explored in this paper through the detailed small signal 
models. More importantly, a dual-loop fault-tolerant control 
strategy was proposed for the SRDAB to suppress the low-
frequency oscillations. The effectiveness of the proposed 
method lies that an outer loop is used to regulate the DC 
voltage, while the envelope of the high-frequency current is 
controlled through the inner loop. Simulation and 
experimental tests have been provided, which validated the 
performance of the proposed fault-tolerant control for the 
SRDAB in terms of easy implementation, high robustness, fast 
dynamics, and effective suppression of the oscillations. 
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